Connecting Polyhedral Optimization to CGRA Buffer Generation

Dillon Huff and Qiaoyi Liu

1

Hardware-Software Compiler Interaction



Unified buffers: a hardware independent memory abstraction

Halide2Hardware



Buffer Extraction

Configuration

Topology Graph

Unified buffers: a hardware independent memory abstraction

Halide2Hardware

Buffer Extraction



What comes out of the Halide front end:

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```

This application has 2 stages: brighten and blur

for r in [0, 63]: for c in [0, 63]: br[r, c] = 2*in[r, c]

Read in a 64 x 64 input and brighten each pixel

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```

This application has 2 stages: brighten and blur

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```

Produce a blurred version of the bright image by averaging together 2x2 squares

Compute mapping creates processing elements (PEs) for each stage



```
for r in [0, 62]:

for c in [0, 62]:

out[c, r] =

(br[r, c] + br[r + 1, c] +

br[r, c + 1] + br[r + 1, c + 1]) / 4 → blur PE
```

But how do these PEs communicate?

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



```
??
```



Through Memory

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



Problem 1: Optimizing memory capacity

```
for r in [0, 63]:

for c in [0, 63]:

br[r, c] = 2^{*}in[r, c]

for r in [0, 62]:

for c in [0, 62]:

out[c, r] =

(br[r, c] + br[r + 1, c] +

br[r, c + 1] + br[r + 1, c + 1]) / 4
```



Solution: Execute the loop nests in parallel as separate tasks

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:

for c in [0, 62]:

out[c, r] =

(br[r, c] + br[r + 1, c] +

br[r, c + 1] + br[r + 1, c + 1]) / 4
```



Problem 2: Bandwidth demands for most PEs are much higher than an SRAM can provide

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



1 input / cycle and 4 outputs / cycle

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1])/4
```



Our solution: Use polyhedral analysis to generate a synthesizable, high bandwidth implementation

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



But this is easier said than done...

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```



Important restriction: All memory access expressions are affine

```
for r in [0, 63]:
for c in [0, 63]:
br[r, c] = 2*in[r, c]
```

```
for r in [0, 62]:
for c in [0, 62]:
out[c, r] =
(br[r, c] + br[r + 1, c] +
br[r, c + 1] + br[r + 1, c + 1]) / 4
```

Important restriction: All memory access expressions are affine

We can use polyhedral analysis to design our memory optimizations!

And many components of this problem have already been formulated in the polyhedral model

- Re-scheduling operations for higher locality
- Checking the legality of memory banking schemes
- Performing storage folding
- Introducing multi-level re-use buffers

But mostly in other contexts...

- Software optimization
- HLS targeting FPGA / ASIC technology libraries with fine grained control and memory primitives (gates, LUTs, SRAM macros)

How do we transform a high bandwidth buffer with a fixed, statically analyzable access pattern into hardware that can be implemented on our CGRA?

Unified buffer: a hardware independent memory abstraction

Halide2Hardware



Buffer Extraction

An Application Memory

```
for r in [0, 63]:
  for c in [0, 63]:
    br[r, c] = 2*in[r, c]

for r in [0, 62]:
  for c in [0, 62]:
    out[c, r] =
    (br[r, c] + br[r + 1, c] +
    br[r, c + 1] + br[r + 1, c + 1]) / 4
```



Unified buffer: channels between read and write



Exhaustive banking : intersect the map

- Naïve banking
 - Dual port sram
- Input -> output
 - Intersect the range



Statically analyze the channel dependency Fuse the loop



for c in [0, 63]: **br**[r, c] = 2*in[r, c] if (r>0 && c>0) out[c, r] =¹/₄*(**br**[r, c] + **br**[r, c + 1] + **br**[r + 1, c] + **br**[r + 1, c + 1]).

Compute Dependence Distance(DD)

- Compute dependence distance after loop fusion
 - For each bank, calculate the write has been made between the oldest and latest data
- It's constant for all the 2x2 blur UBuffer banks

for r in [0, 63]: for c in [0, 63]: **br**[r, c] = 2*in[r, c] if (r>0 && c>0) out[c, r] = $\frac{1}{4}$ *(**br**[r, c] + //DD = 0 **br**[r, c + 1] + //DD = 1 **br**[r + 1, c] + //DD = 64 **br**[r + 1, c + 1]). //DD = 65



Naïve Bank Merging



Naïve Bank Merging

Already address the two problems

Still backend independent, non-optimal for the CGRA



Backend Aware: Local Reuse / CGRA Routing



Backend Aware: Memory Tile Interface



Backend Aware: Memory Tile Interface (3x3 blur)



Split the Memtile: Chaining

Memory Tile Internal Constraint

- Capacity = 1KB
- Decouple into multiple tiles if exceed





Look inside the Memtile: Wider fetch width

Memory Tile Internal Constraint

• Fetch width = 4



- Compiler Transformation: Vectorization and split loop nest
 - 2 loop nest & 1 buffer between
 - 4 loop nests & 3 buffers in between



More detail will be covered in the Memory deep dive talk

Conclusion

 Accelerator push memory(Unified Buffer) can be modeled as dataflow channels between read and write

Polyhedral analysis

- Optimized capacity
- Fulfill bandwidth requirements
- In order to target a specific hardware backend, backend specific rewrite rules are proposed