Unlocking Scalable QED with Design for Verification

Clark Barrett

(Joint work with Subhasish Mitra)



Stanford Agile Hardware Retreat August 26, 2021

Verification Dominates Design Time

Existing DoD custom IC product cycle time can take as long as **<u>2.5 years</u>**.

- 60%: Design (most of which is verification)
- 40%: Fabrication (20%/fab spin)



14nm node example

Data from industry survey by DARPA consultants

DISTRIBUTION A. Approved for public release: distribution unlimited.

Slide from DARPA CRAFT proposer's day

Pre-Silicon Verification Inadequate



Getting worse: custom hardware, complexity, security



Scalability Barriers

- System-level failure reproduction
- Full system simulation



Traditional Bounded Model Checking



"Universal" Property: QED Check

CMP Ra == Ra'

- Ra original register
- Ra' corresponding duplicated register
- Ra \neq Ra' error detected

Symbolic QED Implementation



[Lin ITC 15, Singh IEEE TCAD 18]

Alternative Implementation



How To Implement?

- Checkpoint
 - Formal tool has simultaneous view of all time steps
- Soft Reset (Requires Design Support)
 - Reset microarchitectural state but leave architectural state unchanged
- Strong Correctness Guarantees
 - But Scalability still an Issue

Symbolic Starting States



How To Implement?

- Arch@S1 == Arch@S2
 - Formal tool has simultaneous view of all time steps
 - Designs need to have clean separation of architectural/non-architectural state
- Symbolic State
 - What about invalid/unreachable states?

 Can we make designs that are QED-compatible, even for invalid states?

A-QED for Hardware Accelerators

1. Loosely-coupled accelerators

2. Non-interfering execution

Ongoing work: expand A-QED for other classes

[Singh, DAC '20, Chattopadhyay, FMCAD '21]

Loosely Coupled Accelerators



Non-Interfering LCAs



 $\forall j, \quad \bigcirc_j = f(\mid_j)$

Value of O_i independent of any other inputs

Non-interfering accelerators *≠* combinational circuits





LCA Example



> 3 internal queues, 3 execution units

Bug Example

• Bug: Queue 3 always enabled



18



If $I_1 = I_3$: expect $f(I_1) = f(I_3)$

A-QED: Functional Consistency



 $I_1 \neq I_{6,}$ $O_1 \neq O_6$ BUG DETECTED therefore

A-QED Setup



Need For Decomposition

- General challenge: A-QED scalability limited by large design sizes.
- Compositional verification: check correctness of sub-modules.
- Traditional techniques: complex setup, assumptions, properties.

A-QED²: A-QED with Decomposition

- Functional consistency is inherently compositional
- Designs consist of functional sub-modules: sub-accelerators
- Sub-accelerators produce partial outputs
- Functional decomposition of Acc in Acc₁ and Acc₂:
 - Input I and output O of Acc
 - $I = I_1 \rightarrow Acc_1 \rightarrow O_1 = I_2 \rightarrow Acc_2 \rightarrow O_2 = O$

A-QED²: A-QED with Decomposition

- Unique Design for Verification opportunity
 - support A-QED² design decomposition
- Break computation into chunks, vertically or horizontally
- Potential integration in HLS workflows
- Decomposition difficult for conventional formal verification
 - Need to rethink properties (manually), false fails

Design for Verification

- How ready are designers to prioritize verification above other goals?
 - How do we better trade-off between verification goals and other goals?
 - How important is DfV in an agile design flow?
- Where are the sweet spots? Big ROI?
 - Making a design that decomposes easily
 - Adding soft-reset capabilities
 - Adding logic to simplify reasoning about symbolic starting states

THANK YOU