

Unlocking Scalable QED with Design for Verification

Clark Barrett

(Joint work with Subhasish Mitra)




Stanford Agile Hardware Retreat

August 26, 2021

Verification Dominates Design Time

Existing DoD custom IC product cycle time can take as long as **2.5 years**.

- 60%: Design (most of which is verification)
- 40%: Fabrication (20%/fab spin)



Data from industry survey by DARPA consultants


DISTRIBUTION A. Approved for public release: distribution unlimited.

Slide from DARPA CRAFT proposer's day

Pre-Silicon Verification Inadequate



Getting worse: custom hardware, complexity, security



Scalability Barriers

- System-level failure reproduction
- Full system simulation




Traditional Bounded Model Checking

Property

Design



BMC Tool: *Bound = k*



\exists program of length $\leq k$



Property violated ?

Bug found

“Universal” Property: QED Check

CMP Ra == Ra'

- Ra – original register
- Ra' – corresponding duplicated register
- $Ra \neq Ra'$ – error detected

Symbolic QED Implementation

Chosen by
Model checker

```
R1 ← R1 + 5  
R2 ← R2 - R1
```

QED
Module

**Interleavings
covered**

```
R1 ← R1 + 5  
R2 ← R2 - R1  
R16 ← R16 + 5  
R18 ← R18 - R16  
(R1 == R16) ∧  
(R2 == R18)
```

Checked by
Model checker

Design + **QED Module** Instructions

Model checker: *Bound = k*




QED program length $\leq k$ that fails ?

QED Module: no hardware cost

Alternative Implementation

Chosen by
Model checker

```
R1 ← R1 + 5  
R2 ← R2 - R1
```



**Interleavings
covered**

```
R1 ← R1 + 5  
R2 ← R2 - R1  
R16 ← R16 + 5  
R18 ← R18 - R16
```

Checked by
Model checker

```
(R1 == R16) ∧  
(R2 == R18)
```

Reset

```
R1 ← R1 + 5  
R2 ← R2 - R1
```

Checkpoint C

Reset

```
R1 ← R1 + 5
```

Soft Reset

```
R2 ← R2 - R1
```

```
(R1@C == R1) ∧
```

```
(R2@C == R2)
```



How To Implement?

- Checkpoint
 - Formal tool has simultaneous view of all time steps
- Soft Reset (Requires Design Support)
 - Reset microarchitectural state but leave architectural state unchanged
- Strong Correctness Guarantees
 - But Scalability still an Issue

Symbolic Starting States

Chosen by
Model checker

```
R1 ← R1 + 5  
R2 ← R2 - R1
```



**Interleavings
covered**

```
R1 ← R1 + 5  
R2 ← R2 - R1  
R16 ← R16 + 5  
R18 ← R18 - R16  
(R1 == R16) ∧  
(R2 == R18)
```

Checked by
Model checker

Symbolic State S1

```
R1 ← R1 + 5
```

```
R2 ← R2 - R1
```

Checkpoint C

Symbolic State S2

```
R1 ← R1 + 5
```

Soft Reset

```
R2 ← R2 - R1
```

```
(Arch@S1 == Arch@S2) ->
```

```
(R1@C == R1) ∧
```

```
(R2@C == R2)
```

How To Implement?


- Arch@S1 == Arch@S2
 - Formal tool has simultaneous view of all time steps
 - Designs need to have clean separation of architectural/non-architectural state
- Symbolic State
 - What about invalid/unreachable states?
 - Can we make designs that are QED-compatible, even for invalid states?

A-QED for Hardware Accelerators

1. Loosely-coupled accelerators
2. Non-interfering execution

Ongoing work: expand A-QED for other classes

Loosely Coupled Accelerators



Non-Interfering LCAs



$$\forall j, \boxed{O_j} = f(\boxed{I_j})$$

Value of $\boxed{O_j}$ independent of any other inputs

Non-interfering accelerators \neq combinational circuits

Functional Consistency




If $I_1 == I_n$:


Check $O_1 == O_n$

Functional Consistency

\forall possible interleavings of **Original** **Duplicate**




LCA Example



- 3 internal queues, 3 execution units

Bug Example

- **Bug:** Queue 3 always enabled




- I_3 pushed to $f(x)$ **but not latched**
- O_6 **produced instead of** O_3

A-QED: Functional Consistency

Functional Consistency Example


Original

Duplicate



If $l_1 = l_3$: expect $f(l_1) = f(l_3)$

A-QED: Functional Consistency




$I_1 \neq I_6$,
therefore

$O_1 \neq O_6$ **BUG DETECTED**

A-QED Setup

Formal Verification Tool
Bounded Model Checking



Need For Decomposition

- General challenge: A-QED scalability limited by large design sizes.
- Compositional verification: check correctness of sub-modules.
- Traditional techniques: complex setup, assumptions, properties.

A-QED²: A-QED with Decomposition

- Functional consistency is inherently compositional
- Designs consist of functional sub-modules: sub-accelerators
- Sub-accelerators produce partial outputs
- Functional decomposition of Acc in Acc₁ and Acc₂:
 - Input I and output O of Acc
 - $I = I_1 \rightarrow \text{Acc}_1 \rightarrow O_1 = I_2 \rightarrow \text{Acc}_2 \rightarrow O_2 = O$

A-QED²: A-QED with Decomposition

- **Unique Design for Verification opportunity**
 - support A-QED² design decomposition
- Break computation into chunks, vertically or horizontally
- Potential integration in HLS workflows
- Decomposition difficult for conventional formal verification
 - Need to rethink properties (manually), false fails

Design for Verification

- How ready are designers to prioritize verification above other goals?
 - How do we better trade-off between verification goals and other goals?
 - How important is DfV in an agile design flow?
- Where are the sweet spots? Big ROI?
 - Making a design that decomposes easily
 - Adding soft-reset capabilities
 - Adding logic to simplify reasoning about symbolic starting states

THANK YOU