Compiling Halide Programs to our CGRA Jeff Setter

Halide application \rightarrow CGRA hardware



Unified Buffer: Compiling Halide Programs to Push-Memory Accelerators

Qiaoyi (Joey) Liu, Dillon Huff, Jeff Setter, Maxwell Strange, Mark Horowitz, Priyanka Raina, Fredrik Kjolstad

Introduction

Motivation

- Accelerators use highly optimized push memories
- Many efforts describe memory designs, but not how to compile to memory

Challenges

- Difficult to generalize the mapping process
 - Frontend algorithm: Stencil + DNNs
 - Backend architecture: HLS, library-based method
- Hard to **optimize** the compile result:
 - Large design space
 - Manual effort for a specific application

Solution: the Unified Buffer

- Create an abstraction
 - Describe the information *when* and *where* data flows
 - Bundled with memory *port*
 - In terms of *operations*
- Leverage compiler Optimization
 - Polyhedral Analysis
 - Vectorization







Modification Idea!





















Probably Still Broken! Need to test and debug





Finally can benchmark but that was time consuming and error prone!





Synthesizing Rewrite Rules for Diverse Architectures

Ross Daly, Caleb Donovick, Jack Melchert, Raj Setaluri, Nestan Tsiskaridze, Priyanka Raina, Clark Barrett, Pat Hanrahan

Olivia Hsu Accelerating Sparse Tensor Algebra

Too many tensor kernels for fixed-function libraries and backends

Dense Matrix

a = Bc Linear Algebra a = Bc + aa = Bc + b A = B + C $a = \alpha Bc + \beta a$ $a = B^T c$ $A = \alpha B$ a = B(c+d) $a = B^{T}c + d \quad A = B + C + D \quad A = BC$ $A = B \odot C \quad a = b \odot cA = 0 \quad A = B \odot (CD)$ $A = BCd \quad A = B^{T} \quad a = B^{T}Bc$ X a = b + c A = B $K = A^T C A$ $A_{ij} = \sum_{kl} B_{ikl}C_{lj}D_{kj} \quad A_{kj} = \sum_{il} B_{ikl}C_{lj}D_{ij}$ $A_{lj} = \sum_{ik} B_{ikl}C_{ij}D_{kj} \quad A_{ij} = \sum_{k} B_{ijk}c_k$ $A_{ijk} = \sum_{l} B_{ikl}C_{lj} \quad A_{ik} = \sum_{j} B_{ijk}c_{j} \quad \text{(tensor}$ $A_{jk} = \sum_{i} B_{ijk}c_{i} \quad A_{ijl} = \sum_{k} B_{ikl}C_{kj} \text{ factorization)}$ $C = \sum M_{ij} P_{jk} \overline{M_{lk}} \frac{\tau}{P_{il}} \sum_{i} z_i (\sum_j z_j \theta_{ij}) (\sum_k z_k \theta_{ik})$ $a = \sum M_{ij} P_{jk} M_{kl} P_{lm} \overline{M_{nm}} P_{no} \overline{M_{po}} \overline{P_{ip}}$ iiklmnop Quantum Chromodynamics

CSR DCSR BCSR COO ELLPACK CSB Blocked COO CSC DIA Blocked DIA DCSC Sparse vector Hash Maps Coordinates CSF Dense Tensors CSF Dense Tensors Blocked Tensors Linked Lists Database Compression Schemes Cloud Storage

reorder CPU GPUs precompute TPUs parallelize split FPGA CGRAs divide map Sparse Tensor Hardware vectorize Cloud Computers unroll Supercomputers position

Olivia Hsu Accelerating Sparse Tensor Algebra

Long Tail of Expressions X (algorithm) Varying Compression Structures (format) More Performant Backends (platform) Backend-SpecificX Transformations (schedules)



Х

Olivia Hsu Accelerating Sparse Tensor Algebra





PEak: The Single Source of Truth

Caleb Donovick

State of the Art Specification

<section-header> (American Charles (Age) (2) (American Charles (Age) (2) (American Charles (Age) (2) (American Charles (2)) (American Charl (2)) (American Charles (2)) (A</section-header>		19	Values J. DEC.V. Res. Lond. R.4. 10
<section-header> 2.1 Bea Instruction Formats The only difference between the 3 and 6 formation in the 12-2 kill standard in the 12-2 kill</section-header>	Volume I: RISC-V User-Level ISA V2.2 11	12	volume 1. RISC-V User-Level ISA V2.2
The dynamic is ender the interface on the length or ender different ender on the length or ender different ender different ender different ender ender different ender different ender ender different ender diff	2.2 Base Instruction Formats In the base ISA, there are four core instruction formats (R/US/U), as shown in Figure 2.2. All are a fixed 22 bik in inlength and must be aligned on a four-byte boundary in memory. An instruction address masslaged exception is generated on a taken branch or unconditional jump if the target address is not four-byte aligned. No instruction fetch missilgned exception is generated for a conditional branch that is not taken.	The only difference between the S and I branch offsets in multiples of 2 in the B immediate keb by one in hardware as in bit stay in fixed positions, while the lo format. Similarly, the only difference between left by 12 bits to form U immediates and bits in the U and J format immediates with each other.	3 formats is that the 12-bit immediate field is used to encode format. Insteed of shifting all bits in the instruction-encodex conventionally done, the middle bits (mm[101]) and sign west bit in S format (inst[7]) encodes a high-order bit in E he U and J formats is that the 20-bit immediates the solution of instruction b p 1 bit to form 3 immediates. The beaching of methods are been to maximize overlap with the other formats and
$\frac{1}{10000000000000000000000000000000000$	The alignment constraint for base ISA instructions is relaxed to a two-byte boundary when instruction extensions with 16-bit lengths or other odd multiples of 16-bit lengths are added.		
$\frac{ }{ $	31 25.24 20.19 15.14 12.11 76 0 funct7 rs2 rs1 funct3 rd oncode Rature	31 30 25 24 21 20 funct7 rs2	19 15 14 12 11 8 7 6 0 rsl funct3 rd opcode R-type
		imm[11:0]	rs1 funct3 rd opcode I-type
$\frac{ \operatorname{inn} 15 }{ \operatorname{inn} 12 }}{ \operatorname{inn} 12 } \operatorname{inn} 12$	imm[11:0] rs1 funct3 rd opcode I-type	imm[11:5] rs2	rs1 funct3 imm[4:0] opcode S-type
imm[312]ndopcodeU-typeimm[312]ndopcodeU-typeFigure 2.2. RISC-V base instruction formats. Each immediate subdiable habeded with the bit instruction's immediate fold as is usually done.imm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeimm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]imm[10:1]imm[10:1]imm[10:1]imm[10:1]Imm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImm[31:12]ndopcodeU-typeImmediateimmediateimmediateImmediateimmediateimmediateImmediateimmediateimmediateImmediateimmediateimmediateImmediateimmediateimmediateImmediateimmediateimmediateImmediateimmediateimmediateImmediateimmediateimmediateImmediateimmediateimmediateImmediateimmediateimmediate <td>imm[11:5] rs2 rs1 funct3 imm[4:0] opcode S-type</td> <td>[imm[12]] imm[10:5] rs2</td> <td>rs1 funct3 imm[4:1] imm[11] opcode B-type</td>	imm[11:5] rs2 rs1 funct3 imm[4:0] opcode S-type	[imm[12]] imm[10:5] rs2	rs1 funct3 imm[4:1] imm[11] opcode B-type
Figure 2.1 RISCV base instruction formats. Each immediate subled is labeled with the bit position (unity)) in the immediate subled of is labeled with the bit position (unity)) in the immediate subled of is labeled with the bit position (unity)) in the immediate subled of is labeled with the bit position (unity)) in the immediate subled of is labeled with the bit position (unity)) in the immediate subled of is labeled with the bit position (unity)) in the immediate subled of is labeled with the bit position (unity)) in the immediate subled of is labeled with the bit position (unity)) in the immediate subled of is labeled with the bit position within the instructions immediate subled of is labeled with the bit position within the is labeled to is labeled with the bit position within the is labeled to is labeled with the bit position within the is labeled with the bit position within the instruction and is labeled with the bit position within the instruction formats. Figure 2.1 RISCV lake instruction formats showing immediate subled with the bit position within the instruction and instruction formats is labeled with the bit position within the instruction formats is labeled with the bit position within the instruction bit (inst(j)) position within the instruction instruction is modelly in the crute state subset with the instruction instruction is modelly in the crute state subset with the instruction instruction is modelly in the crute state subset with the instruction instruction is modelly inst(1) position with RISCV instructions. The folds are superimeter with RISC with the bit position with RISC with the instruction instruction formats is in the RISC with RISC wit	imm[31:12] rd opcode U-type	imm[31:12]	rd opcode U-type
pairing (min)(1) in the immediate value being produced, calver than the bit produced of the basis instruction immediate fold as is usually dues. Figure 2.4. RISC-V base instruction formats showing immediate values. Figure 2.4. RISC-V base instruction formats showing immediate values. Figure 2.4. RISC-V base instruction formats showing immediate value. Figure 2.4. RISC-V base instruction formats showing immediate value. Figure 2.4. RISC-V base instruction formats showing immediate value. Figure 2.4. RISC-V base instruction formats showing immediate value. Figure 2.4. RISC-V base instruction formats showing immediate value. Figure 2.4. RISC-V base instruction formats showing immediate value. Figure 2.4. RISC-V base instruction formats showing immediate value. Intervalues in the instruction to speed sign-extension calves of respect show of the instruction to speed sign-extension calves of respect showing immediate value. Intervalues instruction formats showing immediate value. Intervalues instruction formats. In	Finne 9.9. DEC V have been also formate. Find increasing subfield is blacked with the bit	imm[20] imm[10:1] imm[1	1 imm[19:12] rd opcode J-type
in all formats to simplify decoding. Except for the 5-bit immediates used in CSR instructions scalable bits in the instruction and have been allocated to reduce hardware complexity. In partic- tart, the sign bit for all immediates is always in bit 31 of the instruction to speed sign-extension which last in the instruction and have been allocated to reduce hardware complexity. In partic- tart, the sign bit for all immediates is always in bit 31 of the instruction to speed sign-extension which last in the instruction bit (inst[ii]) produces each bit of the immediate value.	r_{add} with relative measurements and the matrix matrix density of the matrix of the position (imm[x]) in the immediate value being produced, rather than the bit position within the instruction's immediate field as is usually done. The RISC-V ISA keeps the source (rsI and rs2) and destination (rd) registers at the same position	Figure 2.3: RISC-V base in Figure 2.4 shows the immediates produ-	istruction formats showing immediate variants. need by each of the base instruction formats, and is labele
Deciding register specifiers is usually on the critical paths in implementations, and so the in- traction formula we choose to key all register specifiers at usually on the critical paths in implementations, and so the in- structure formula we choose to key all register specifiers at usually on the critical partial is usually paths in implementations, and so the in- structure formula the critical paths in implementations, and so the in- structure formula the critical paths in implementations, and so the in- structure formula the critical paths in implementations, and so the in- structure formula the critical path is implementations. The however formula the critical path is implementations and the critical path is implementation. Interview formula the critical path is implementations and the critical path is implementation. Interview formula the critical path is implementation for mark the critical path is implementation. For emission immediates are either small error specified at any emission of the first error in the first e	in all formats to simplify decoding. Except for the 5-bit immediates used in CSR instructions (Section 2.8), immediates are always signestended, and are generally packed towards the leftmost available bits in the instruction and have been allocated to reduce hardware complexity. In partic- ular, the sign bit for all immediates is always in bit 31 of the instruction to speed sign-actension circuitry.	to show which instruction bit (inst[y]) 31 30 20 19 - inst[31]	produces each bit of the immediate value. <u>12 11 10 5 4 1 0</u> <u>inst[30:25] inst[24:21] inst[20]</u> I-immediate
and the mean structure diverse in the bar of register or operations and all means of the capture of the interpretent of the mean structure diverse in the bar of register of the mean structure diverse in the bar of register of the mean structure diverse in the bar of register of the mean structure diverse in the bar of register of the mean structure diverse in the bar of register of the mean structure diverse in the bar of register of the mean structure diverse in the bar of register of the mean structure diverse in the bar of register of the mean structure diverse in the bar of register of the diverse of the diverse in the bar of the mean structure diverse in the mean structure diverse in the mean structure diverse in the bar of the mean structure diverse in the structure diverse in the bar of the mean structure diverse in the structure dis and of the structure diverse in the structur	Received and the second s	— inst[31] —	inst[30:25] inst[11:8] inst[7] S-immediate
abs. SPUR [8]. In protein, manufacts are either small or require all XLE bits. We chose an sugment immediate soft [19:12] -0- U-immediate In protein, manufacts are either small or require all XLE bits. We chose an sugment immediate soft [19:12] -0- U-immediate Immediate soft [19:12] -1 -1 U-immediate Immediate soft [19:12] -0- U-immediate -1 Immediate soft [19:12] -1 -1 -1 -1 <	preventing register specifiers is usually on the critical plans in implementations, and so the in- struction format was chosen to keep all register specifiers at the same position in all formats at the expense of having to move immediate bits across formats (a property shared with RISC-IV	— inst[31] —	inst[7] inst[30:25] inst[11:8] 0 B-immediate
metric immediate split (1) kits in regular instructions jbs a special bad upper immediate in- structions with 2016 jbs increases the special program instructions. Jmmediates are spic-ertifications in the SIMPS and works to keep the S54 as special program instructions. Jammediate are spic-ertifications are spic-ertifications are backet bad works to keep the S54 as spice and special program instructions. Jammediate are spic-ertifications are backet bad works to keep the S54 as spice and program instructions. Jammediate are spic-ertifications are backet bad works to keep the S54 as spice and program instructions. There are an further two variants of the instruction formats (B/J) based on the handling of Imme- diates, as shown in B Figure 2.3. Figure 2.4. Types of Immediate produced by RISC-V instructions. The fields are labeled with the instruction tab used to construct their values. Spin-ertemation and program instructions decodes. Mitheways more complex implementations might have special or distruction formation.	aka. SPUR [18]). In practice, most immediates are either small or require all XLEN bits. We chose an asum-	inst[31] inst[30:20] inst[19:12	U-immediate
jor some manufater as in the MIPS EAA and wanted to keep the EAA as simple as possible. as figure 2.4: Types of immediate produced by RISC-V instructions. The fields are labeled with the instruction libra used to construct their value. Sign extension always uses inst[31]. as figure 2.4: Types of immediate produced by RISC-V instructions. The fields are labeled with the instruction libra used to construct their value. Sign extension always uses inst[31]. There are a further two variants of the instruction formats (B/J) based on the handling of imme- filters, as shown in Figure 2.3. Mittage, more complex implementations migh have separate adders for formation arrows and the separate data in the instruction domain arrows and the separate data in the instruction domain arrows and the separate data is the instruction and and the separate adders for formation and and the separate adders of immediate arrows and the separate data in the separate adders of immediate arrows and the separate adders of immediate	metric immediate split (12 bits in regular instructions plus a special load upper immediate in- struction with 20 bits) to increase the opcode space available for regular instructions. Immediates are immediated providence and describe a barrier to wange are structured.	— inst[31] — inst[19:12	inst[20] inst[30:25] inst[24:21] 0 J-immediate
2.3 Immediate Encoding Variants Section Conductives used as a section of the material section of the section of the material section of the section of th	for some immediates as in the MIPS ISA and wanted to keep the ISA as simple as possible.	Figure 2.4: Types of immediate produc instanting hits used to construct their	ed by RISC-V instructions. The fields are labeled with th
in RESCV the sign bit for all immediates is always bid in bit 32 if d the instruction is always and the instruction formats (B/J) based on the handling of imme- diates, as shown in Figure 2.3.	2.3 Immediate Encoding Variants	Sign-extension is one of the most cri	tical operations on immediates (particularly in RV641), and
	There are a further two variants of the instruction formats (B/J) based on the handling of imme- diates, as shown in Figure 2.3.	in RISC-V the sign bit for all imm- sign-extension to proceed in parallel Although more complex implem calculations and so would not benefit	ediates is always held in bit 31 of the instruction to allow with instruction decoding. Intations might have separate adders for branch and jump from keeping the location of immediate bits constant across

The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2. RISC-V Foundation, 2017







What went wrong?

- Functional Model might be wrong
- RTL might be wrong
- Might be unspecified behavior
- Tests might differ





No way to test textual specification



PEak has many features

See my poster

Automated Design Space Exploration of CGRA Processing Element Architectures using Frequent Subgraph Analysis

Jackson Melchert, Kathleen Feng, Caleb Donovick, Ross Daly

How can we generate an optimal PE architecture?

- Analyze application domain benchmarks to find possible optimizations
- 2. Quickly create PE designs that explore the design space
- 3. Automatically generate full compiler to run applications



Application Analysis - Frequent Subgraph Mining



Frequent subgraphs represent common computational blocks

Producing PEs - Frequent Subgraph Merging



Merging frequent subgraphs results in efficient and performant PEs

Design Space Exploration Framework







Dynamic Partial Reconfiguration

Kalhan Koul - Rising 3rd Year PhD



Motivation for Dynamic Partial Reconfiguration



- Definition: Reconfigure parts of the CGRA (*partial*) without affecting other parts at runtime (*dynamic*)
- Example: fixed-function accelerators vs reconfigurable accelerators



DSP + Video + ML + Crypto

- + Highly optimized accelerators
- Cannot add new accelerators
- Low hardware utilization

DSP->(Reconf.)->Video+ML->(Reconf.)->Crypto

- + Flexible to run any accelerator
- + High hardware utilization
- Reconfigurable hardware overhead
- Reconfiguration time overhead



Architectural Exploration



- Goal: develop and quantify the benefits of hardware architectural additions on top of a baseline CGRA, including : (a) Relocatable bitstream (b) Partial Reconfiguration (PR) region shape and interconnect network (c) Parallel Reconfiguration (d) Double Buffer Reconfiguration
- Visit my poster to see the implementation/exploration of each!

Ex. Parallel Reconfiguration



Ex. Double Buffer Reconfiguration



SMART COMPONENTS

AVOIDING LATE STAGE DESIGN BUGS USING SESSION TYPES

- Lack of abstraction and imprecise specifications leads to debugging using gate level simul
- **Smart Components** surfaces these bugs in RTL
 - Abstract actions capture component interfaces
 - Session types verify composition of components
 - Unit testing verifies concrete implementations

Truong

enny

Synthesizing Formal Models of Hardware from RTL for Efficient Verification of Memory Model Implementations

Yao Hsiao, Dominic P. Mulligan*, Nikos Nikoleris*, Gustavo Petri*, Caroline Trippel Stanford University, *ARM Research

- Motivation:
 - Memory Consistency Models (MCM) specify legal outcomes of shared memory programs in multiprocessor
 - Check tools¹ requires manually-constructed formal microarchitecture specifications
 (μSpec models) as input

 Manual
 Check Tools

 Hardware Design

 Translation
 µspec

 Security analysis

- Goal: Efficient Check-based verification of hardware MCM implementations
- Key Challenges:
 - Decomposition of complete μspec models
 - Gap between <u>operational</u> RTL and <u>axiomatic</u> $\mu spec$ models

Improving Energy Efficiency for DNNs on CGRAs with Local Storage in the PEs Ankita Nayak

- With proper blocking schemes many dataflows can achieve close-to-optimal energy efficiency
- Memory resource allocation has a larger impact on DNN energy
- Goal: Introduce a new low-access-cost memory hierarchy (Ponds) to improve energy efficiency
- **Challenge:** Should be extremely area and energy efficient, yet flexible enough to map different energy efficient schedules









Introducing Ponds in Amber CGRA

Keyi Zhang

System-Level SoC Verification Framework





Is there a bug?HW or SW?

Memory consistency bug?

Utilizing Hardware Generators for Agile RTL Refinement

Raj Setaluri, Alex Carsello, James Thomas, and Christopher Torng

Stanford University

RTL refinement is a slow, iterative process



Refinement is a cross-team process

• Bogged down by tool spin-time

• Have to up-level reports to source

A Source-Level Development Platform for Agile RTL Refinement

- Intelligently slice the circuit to get the parts you care about
- Query against source-level names
- Abstract away tool complexity

```
u_over_4 = u >> 2
u_over_2 = u >> 1
u_over_2_plus_B_over_2 = csa(u_over_2, B) >> 1
u_plus_B_over_4 = csa(u, B) >> 2
u_plus_B_over_2 = csa(u, B) >> 4
u_plus_B_over_2_B_over_2 = csa(u_plus_B_over_2, B) >> 1
odd_update_0 = odd_update(csa(u, y), B)
odd_update_1 = odd_update(csa(u, y), B)
```

	,
"B[0]":	0.01,
"add_inst2.in1[0]":	0.01,
"add_inst2.out[15]":	1.12,
"lshr_inst4.in0[15]":	1.12,
"lshr_inst4.out[9]":	1.21,
"add_inst3.in0[9]":	1.21,
"add_inst3.out[14]":	1.57,

A General-Purpose Memory System for Data-Intensive Accelerators

James Thomas

Data-Intensive Accelerator Design Platform Required

- Designing complex accelerator from scratch is way too expensive
- CUDA programming is relatively easy -- you write code for one thread and then it is run in parallel on a huge number of cores to get high performance
 - Can we have a similar model for accelerator design?

CUDA-like Accelerator Design Model

- Design and verify a single processing element (PE) that communicates in an AXI-like protocol to memory
- Platform replicates this PE (100x+) into memory access fabric that handles communication with DRAM



Toy CGRA:

Evaluating the Technology Portability of Agile Hardware Design Flow

PO-HAN CHEN

Stanford University

Overview

• Toy CGRA is a course project of EE272B



EE 272B fast tape-out in 3 months!

Stanford University

Copy-and-Patch Compilation

Haoran Xu and Fredrik Kjolstad

Stanford University

Haoran Xu and Fredrik Kjolstad Stanford University

Copy-and-Patch Compilation

1/4

The Need For Fast Compilation

- * JIT compilers: compilation at runtime.
 - database engine: SQL query \rightarrow machine code
 - web browser: WebAssembly module \rightarrow machine code
- * Need to compile fast **AND** generate good code!
- * Our solution: Copy-and-Patch.
- * Provides extremely fast compilation AND decent generated code.

▲□▶ ▲□▶ ▲ 国▶ ▲ 国▶ ▲ 国 ● 今 Q ()

The Need For Fast Compilation

- * JIT compilers: compilation at runtime.
 - $\bullet\,$ database engine: SQL query \rightarrow machine code
 - web browser: WebAssembly module \rightarrow machine code
- * Need to compile fast **AND** generate good code!
- * Our solution: Copy-and-Patch.
- * Provides extremely fast compilation AND decent generated code.

◆□▶ ◆□▶ ◆三▶ ◆三▶ ● ⑦�?

Copy-and-Patch Compilation

- * Two example use cases: SQL compiler, WebAssembly compiler.
- * Significantly outperforms existing approaches for fast compilation:
 - LLVM -O0 (100x faster compilation, 15% better code)
 - State-of-the-art baseline compilers from Chrome and Wasmer (5-20x faster compilation, 50%–60% better code)
 - Interpreters (10x faster execution)
- * Works for both high-level languages (C-like) and low-level bytecodes (WebAssembly-like).

▲□▶ ▲□▶ ▲三▶ ▲三▶ 三 のへで

How it works

- * No free lunch.
- * But we can stand on the shoulders of giants.
- * Cleverly using Clang+LLVM as a **preprocessor**.
- * Pre-compute *a lot*, so little work to do at runtime.
- * For more details: poster!



3



Fast Extended GCD for Large Integers for Verifiable Delay Functions

Kavya Sreedhar, Mark Horowitz, Christopher Torng



Verifiable delay function (VDF)

Allows one party (prover) to convince the other party (verifier) that a certain amount of time has passed



Delay: Inherently sequential work that is slow to compute



Verifiable: The output of the puzzle is easy to verify to be correct



The crypto community is excited about VDFs

Chia Network Announces 2nd VDF Competition with \$100,000 in Total Prize Money

Matt Howard and Bram Cohen – April 4, 2019

THOMAS SIMMS

APR 22, 2019

Protocol Labs and Ethereum Foundation Team Up to Research Verifiable Delay Functions



chio

Updated Aug 11, 2019 at 6:57 p.m. PDT

At the cutting edge of blockchain research is a potential \$15 million dollar venture by the Ethereum Foundation centered around a technology called Verifiable Delay Functions (VDFs).



The speed of VDF evaluation directly impacts the security of these blockchains

Accelerating VDFs depends on fast extended GCD computations



Extended GCDs are cool again!

Come hear about arithmetic circuit optimizations in the context of fast VDFs

Come to our poster!

